Search Program

Case under review	Patent found	Noteable comment:	
8,798,227	5,488,325	time delay generator	
Class:	326 / 93		
8,798,227	5,587,672	suspendable clock	
Class:	326 / 93		
8,798,227	5,608,343	bias change fetching input synchronize	
Class:	326 / 93		
8,798,227	5,625,311	phase system clock generation circuit	
	326 / 93		
8,798,227	5,635,857	matching path delays, providing accurately timed signals	
Class:	326 / 93		
8,798,227	5,793,233	phase detection logic pipeline	
* *	326 / 93		
8,798,227	5,801,562	detects a phase difference between clock signals	
	326 / 93		
8,798,227	5 812 462	skewed transitions	
• •	326 / 93		
8,798,227	5,857,005	Multiple clocks to synchronize memory data translaters.	
	326 / 93		
8,798,227	5,880,607	multiple level clock distribution.	
	326 / 93	•	
	5,880,608	domino evaluation tree	
	326 / 93	asimio ordination noc	
8,798,227		synchronize delay	
	395 / 551	Synonionize delay	
8,798,227	5,872,903	restarting clock signals	
	395 / 551	Testarting stock eigratio	
8,798,227		clocks with modified rates of operation	
	395 / 551	alooks with modifica faces of operation	
8,798,227	2,945,213	Delay means.	
	711 / 100	bedy means.	
8,798,227		Clock generator and delay.	
	711 / 100	Clock generator and delay.	
8,798,227	2,994,065	Synchronized storage.	
0,790,227 Class:	711 / 100		
8,798,227	4,011,556	Command timing signals, pattern generation.	
	711 / 100	Command timing signals, pattern generation.	
		Officet commercial	
8,798,227 Class:	4,376,974 711 / 100	Offset comparator.	
		Phase matching to multiple sources	
8,798,227 Class:	4,639,890 711 / 100	Phase matching to multiple sources.	
		Create timing from cyne cianal	
8,798,227 Class:	4,924,426 711 / 100	Create timing from sync signal.	
U1033,			

Search Program

Case under review	Patent found	Noteable comment:
8,798,227 Class:	5,784,704 711 / 100	•
8,798,227 Class:		propogation delay; output gate; dynamic delay states
8,798,227 Class:		differential operating mode
8,798,227 Class:		timing delay addressed; DRAM controller
8,798,227 Class:	5,850,509 711 / 100	test mode
8,798,227 Class:	5,857,095 711 / 100	prog. Delay; output gate
8,798,227 Class:	4,167,782 711 / 141	
8,798,227		Snooping request; reply.
8,798,227	5,466,504 711 / 141	Time differencess in clocking frequencies.
8,798,227		Phase generators from delay phase locked loops.
8,798,227		Phased locked loop; internal clock; snoop.
8,798,227		Multiple IO bus.
8,798,227	5,651,137 711 / 141	MESI Protocol.
8,798,227		Multi-set tag RAM.
8,798,227		Multi-nodal requestor; respondandt coherency.
8,798,227		Clock synthysis circuit.
8,798,227		Snoop in; snoop out.
8,798,227		Write through with synchronizer.
8,798,227		Wait state.
8,798,227		Suspended clock.
8,798,227		Write back cycle.

Search Program

Case under review	Patent found	Noteable comment:		
8,798,227	5,778,425	Timer counter; interrupt control; writeback.		
Class:	711 / 142			
8,798,227	5,832,276	delay and acknowledge		
Class:	711 / 146			
8,798,227	5,794,054	halting the clock; self test		
Class:	711 / 147			
8,798,227	3,368,203	Checking system, delay line synchronization.		
	711 / 167			
8,798,227	3,377,621	Phase counters.		
	711 / 167			
8,798,227	3,417,378	Timing and control.		
Class:	711 / 167	•		
8,798,227	3,493,936	Controller with memory and logic circuit, timing and delay.		
Class:	711 / 167			
8,798,227	3,629,846	Time slot delay storage, multi-phase.		
	711 / 167			
8,798,227	4,270,185	Synchronizer for transmitter and receiver.		
Class:	711 / 167			
8,798,227	4,288,860	FIFO Buffer, assynchronous clock, speed change.		
Class:	711 / 167			
8,798,227	5,408,639	Multiple clocks system.		
Class:	711 / 167			
8,798,227	5,522,067	Phased locked loop.		
Class:	711 / 167			
8,798,227	5,652,733	Multiphase delayed clock.		
Class:	711 / 167			
8,798,227	5,684,973	Multibank, delay line DRAM.		
Class:	711 / 167			
8,798,227	5,752,267	PA first set bits; second set of bits; timing.		
Class:				
8,798,227	5,778,445	Request and acknowledge.		
Class:	711 / 167			

Patent Search III

```
(FILE 'USPAT' ENTERED AT 09:55:11 ON 26 MAR 1999)
                SET HIGHLIGHT OFF
          30073 S (326 OR 395 OR 711)/CLAS
L1
          21342 S L1 AND MEMORY
L2
L3
          11239 S L1 AND CLOCK
L4
              4 S L1 AND DELAY LOCKED LCOP
L5
          12330 S L1 AND (DELAY OR PHANE)
L6
          9810 S L1 AND CONTROLLER
L7
             14 S L1 AND VERNIER
L8
              3 S L2 AND L3 AND L4 AND L6
L9
              3 S L8 AND PHASE
L10
              0 S L9 AND L7
L11
              0 S L4 AND L7
L12
              1 S L2 AND L3 AND L5 AND L6 AND L7
          2946 S L2 AND L3 AND L5 ALT . .
L13
           1615 S L13 AND CLOCK (P) to LAT ON PHASE)
L14
           1109 S L13 AND DELAY (P) MEMORY
L15
              3 S L13 AND MEMORY (P) COMMROLER
L16
           1445 S L13 AND CONTROLLER (P) CLOCK
L17
           371 S L13 AND CONTROLLER (T' CLOCK (P) (PHASE OR DELAY)
L18
            10 S L13 AND ECHO (P) CLCCK
L19
              2 S L14 AND L15 AND L16 AND L18
L20
              0 S L19 AND L20
L21
              2 S L16 AND L20
L22
              0 S L4 AND L19
L23
L24
             0 S L4 AND ECHO (P) CLOCK
             4 S L4 AND PHASE (P) DELA
L25
             3 S L25 AND HEHORY
L26
```

(-

Patent

US PAT I		5,845,108 [IMAGE AVA I. Semiconductor memory 4	% Telephone
US PAT :	NO:	5,805,873 [IMAGE AVA: Phase linking of outparchitecture	L9: 2 of 3
US PAT	NO:	5,754,838 [IMAGE AVA.: Synchronous dynamic " over wide range of "	L9: 3 of 3 los capable of operating frequencies.
US PAT TITLE:	NO:	5,517,626 [IMAGE AVIA: Open high speed bus :	L22: 1 of 2
US PAT TITLE:	NO:	4,425,616 [TMG	↑2: 2 of 2
US PAT TITLE:	NO:	5,845,108 [IMAGE A. Semiconductor man y	ő: 1 of 3 g usynch: mous signal
US PAT TITLE:	NO:	5,805,873 [IMA LA Phase linking of outparchitecture	o: 2 of 3th mass clock in memory
US PAT TITLE:		5,754,838 [IMAGE AUX. Synchronous dynam to over wide rauge	126: 3 of 3 a capable of operating coequences